Regviz

Espressif Systems /ESP32-S3-ULP /RTC_IO /PAD_DAC1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PAD_DAC1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3-ULP/RTC_IO/PAD_DAC1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PDAC1_DAC0 (PDAC1_XPD_DAC)PDAC1_XPD_DAC 0 (PDAC1_DAC_XPD_FORCE)PDAC1_DAC_XPD_FORCE 0 (PDAC1_FUN_IE)PDAC1_FUN_IE 0 (PDAC1_SLP_OE)PDAC1_SLP_OE 0 (PDAC1_SLP_IE)PDAC1_SLP_IE 0 (PDAC1_SLP_SEL)PDAC1_SLP_SEL 0PDAC1_FUN_SEL 0 (PDAC1_MUX_SEL)PDAC1_MUX_SEL 0 (PDAC1_RUE)PDAC1_RUE 0 (PDAC1_RDE)PDAC1_RDE 0PDAC1_DRV

Description

configure RTC PAD17

Fields

PDAC1_DAC

PDAC1_DAC
PDAC1_XPD_DAC

PDAC1_XPD_DAC
PDAC1_DAC_XPD_FORCE

1: use reg_pdac1_xpd_dac to control PDAC1_XPD_DAC,0: use SAR ADC FSM to control PDAC1_XPD_DAC
PDAC1_FUN_IE

input enable in work mode
PDAC1_SLP_OE

output enable in sleep mode
PDAC1_SLP_IE

input enable in sleep mode
PDAC1_SLP_SEL

1: enable sleep mode during sleep,0: no sleep mode
PDAC1_FUN_SEL

PDAC1 function sel
PDAC1_MUX_SEL

1: use RTC GPIO,0: use digital GPIO
PDAC1_RUE

PDAC1_RUE
PDAC1_RDE

PDAC1_RDE
PDAC1_DRV

PDAC1_DRV

Links

()

Register License

Copyright 2023 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data